


CAB003M09DM3

900 V, 2.5 mΩ, Silicon Carbide, Half-Bridge Module

V_{DS}	900 V
R_{DS(on)}	2.5 mΩ

Technical Features

- Ultra-Low Loss and Lightweight AlSiC Baseplate
- High Frequency Operation
- High Power Density Footprint
- High Junction Temperature (175 °C) Operation
- Implements Wolfspeed's Third Generation SiC MOSFET Technology
- Silicon Nitride Insulator



Applications

- E-Mobility Inverters
- EV Chargers
- High-Efficiency Converters / Inverters
- Renewable Energy

System Benefits

- Enables Compact, Lightweight Systems
- Increased System Efficiency, due to Low Switching & Conduction Losses of SiC
- Reduced Thermal Requirements and System Cost

Key Parameters

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions	Notes
Drain-Source Voltage	V _{DS}			900		T _C = 25 °C	
Maximum Gate-Source Voltage	V _{GS(max)}	-8		+19	V	Transient	Fig. 32
Operational Gate-Source Voltage	V _{GS(op)}		-4/+15			Static	Note 1
DC Continuous Drain Current (T _{VJ} < 175 °C)	I _D		518		A	V _{GS} = 15V, T _C = 25 °C, T _{VJ} ≤ 175 °C	Notes 2, 3, 4
			391			V _{GS} = 15 V, T _C = 90 °C, T _{VJ} ≤ 175 °C	
Pulsed Drain Current	I _{DM}		1036			t _{Pmax} limited by T _{VJ max} V _{GS} = 15 V, T _C = 25 °C	Fig. 20
Power Dissipation	P _D		1163		W	T _C = 25 °C, T _{VJ} ≤ 175 °C	Fig. 20 Note 5
Operational Virtual Junction Temperature	T _{VJ(op)}	-40		175	°C		

Note (1): Recommended turn-on gate voltage is 15 V with ±5% regulation tolerance

Note (2): Current rating at T_C = 25 °C limited by package, refer Application Note, PRD-07635, for details

Note (3): Current limit at T_C = 90 °C calculated by $I_{D(max)} = \sqrt{(P_D / R_{DS(typ)}(T_{VJ(max)}, I_{D(max)}))}$

Note (4): Verified by design

Note (5): $P_D = (T_{VJ} - T_C) / R_{TH(JC,typ)}$


MOSFET Characteristics (Per Position) ($T_{VJ} = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Note
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	900				$V_{GS} = 0\text{ V}, T_{VJ} = -40^\circ\text{C}$	
Gate Threshold Voltage	$V_{GS(th)}$	1.8	2.1	3.5	V	$V_{DS} = V_{GS}, I_D = 130\text{ mA}$	
			1.6			$V_{DS} = V_{GS}, I_D = 130\text{ mA}, T_{VJ} = 175^\circ\text{C}$	
Zero Gate Voltage Drain Current	I_{DSS}		4	400	μA	$V_{GS} = 0\text{ V}, V_{DS} = 900\text{ V}$	
Gate-Source Leakage Current	I_{GSS}		0.04	1.0		$V_{GS} = 15\text{ V}, V_{DS} = 0\text{ V}$	
Drain-Source On-State Resistance (Devices Only)	$R_{DS(on)}$		2.5	3.25	$\text{m}\Omega$	$V_{GS} = 15\text{ V}, I_D = 400\text{ A}$	Fig. 2 Fig. 3
			4.3			$V_{GS} = 15\text{ V}, I_D = 400\text{ A}, T_{VJ} = 175^\circ\text{C}$	
Transconductance	g_{fs}		316		S	$V_{DS} = 20\text{ V}, I_D = 400\text{ A}$	Fig. 4
			284			$V_{DS} = 20\text{ V}, I_D = 400\text{ A}, T_{VJ} = 175^\circ\text{C}$	
Turn-On Switching Energy, $T_{VJ} = 25^\circ\text{C}$ $T_{VJ} = 125^\circ\text{C}$ $T_{VJ} = 175^\circ\text{C}$	E_{on}		6.5 6.2 6.5		mJ	$V_{DS} = 400\text{ V}$ $I_D = 400\text{ A}$ $V_{GS} = -4\text{ V} / 15\text{ V}$ $R_{G(ON)} = 6.8\ \Omega$ $R_{G(OFF)} = 4.0\ \Omega$ $L = 13.6\ \mu\text{H}$	Fig. 11 Fig. 13
Turn-Off Switching Energy, $T_{VJ} = 25^\circ\text{C}$ $T_{VJ} = 125^\circ\text{C}$ $T_{VJ} = 175^\circ\text{C}$	E_{off}		7.2 6.9 7.1				
Internal Gate Resistance	$R_{G(int)}$		0.5		Ω	$V_{AC} = 25\text{ mV}, f = 100\text{ kHz}$	
Input Capacitance	C_{iss}		20.4		nF	$V_{GS} = 0\text{ V}, V_{DS} = 900\text{ V}$ $V_{AC} = 25\text{ mV}, f = 100\text{ kHz}$	Fig. 9
Output Capacitance	C_{oss}		1.49				
Reverse Transfer Capacitance	C_{rss}		78				
Gate to Source Charge	Q_{GS}		208		nC	$V_{DS} = 600\text{ V}, V_{GS} = -4\text{ V} / 15\text{ V}$ $I_D = 400\text{ A}$ Per IEC60747-8-4 pg 21	
Gate to Drain Charge	Q_{GD}		280				
Total Gate Charge	Q_G		840				
FET Thermal Resistance, Junction to Case	R_{thJC}		0.129		$^\circ\text{C}/\text{W}$		Fig. 17



Diode Characteristics (Per Position) ($T_{vj} = 25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	Note
Diode Forward Voltage	V_{SD}		4.5		V	$V_{GS} = -4\text{ V}, I_{SD} = 400\text{ A}$	Fig. 7
			3.9			$V_{GS} = -4\text{ V}, I_{SD} = 400\text{ A}, T_{vj} = 175^\circ\text{C}$	
DC Source-Drain Current	I_{BD}		282		A	$V_{GS} = -4\text{ V}, T_C = 25^\circ\text{C}, T_{vj} \leq 175^\circ\text{C}$	
			178			$V_{GS} = -4\text{ V}, T_C = 90^\circ\text{C}, T_{vj} \leq 175^\circ\text{C}$	
Reverse Recovery Time	t_{RR}		43.8		ns	$V_{GS} = -4\text{ V}, I_{SD} = 400\text{ A}, V_R = 400\text{ V}$ $di_F/dt = 8.5\text{ A/ns}, T_{vj} = 175^\circ\text{C}$	Fig. 31
Reverse Recovery Charge	Q_{RR}		6.2		μC		
Peak Reverse Recovery Current	I_{RRM}		233		A		
Reverse Recovery Energy, $T_{vj} = 25^\circ\text{C}$ $T_{vj} = 125^\circ\text{C}$ $T_{vj} = 150^\circ\text{C}$	E_{RR}		0.5 1.0 1.3		mJ	$V_{DS} = 400\text{ V}, I_D = 400\text{ A}$ $V_{GS} = -4\text{ V} / 15\text{ V}, R_{G(ON)} = 6.8\ \Omega$ $L = 13.6\ \mu\text{H}$	Fig. 14

Module Physical Characteristics

Parameter	symbol	Min.	Typ.	Max.	Unit	Test Conditions
High-Side Package Resistance, M1	R_{3-1}		0.41		m Ω	$T_C = 125^\circ\text{C}$, Note 6
Low-Side Package Resistance, M2	R_{1-2}		0.56			$T_C = 125^\circ\text{C}$, Note 6
Stray Inductance	L_{stray}		11.5		nH	Between DC- and DC+, $f = 10\text{ MHz}$
Case Temperature	T_C	-40		125	$^\circ\text{C}$	
Weight	W		41		g	
Mounting Torque	M_S		1.1	2.3	N-m	Baseplate, M4 bolts
Case Isolation Voltage	V_{isol}	4			kV	AC, 50 Hz, 1 min
Comparative Tracking Index	CTI	600				
Clearance Distance			4.2		mm	Terminal to Terminal
			13.4			Terminal to Baseplate
Creepage Distance			8.8			Terminal to Terminal
			15.5			Terminal to Baseplate

Note (6): Total Effective Resistance (Per Switch Position) = MOSFET $R_{bs(on)}$ + Switch Position Package Resistance.



Typical Performance




Figure 1. Output Characteristics for Various Junction Temperatures




Figure 2. Normalized On-State Resistance vs. Drain Current for Various Junction Temperatures




Figure 3. Normalized On-State Resistance vs. Junction Temperature




Figure 4. Transfer Characteristic for Various Junction Temperatures




Figure 5. 3rd Quadrant Characteristic vs. Junction Temperatures at $V_{GS} = 15\text{ V}$




Figure 6. 3rd Quadrant Characteristic vs. Junction Temperatures at $V_{GS} = 0\text{ V}$ (Diode)



Typical Performance




Figure 7. 3rd Quadrant Characteristic vs. Junction Temperatures at $V_{GS} = -4$ V (Diode)




Figure 8. Typical Capacitances vs. Drain to Source Voltage (0 - 200V)




Figure 9. Typical Capacitances vs. Drain to Source Voltage (0 - 900V)




Figure 10. Threshold Voltage vs. Junction Temperature




Figure 11. Switching Energy vs. Drain Current ($V_{DS} = 400$ V)




Figure 12. Switching Energy vs. Drain Current ($V_{DS} = 600$ V)



Typical Performance




Figure 13. MOSFET Switching Energy vs. Junction Temperature




Figure 14. Reverse Recovery Energy vs. Junction Temperature




Figure 15. MOSFET Switching Energy vs. External Gate Resistance




Figure 16. Reverse Recovery Energy vs. External Gate Resistance




Figure 17. MOSFET Junction to Case Transient Thermal Impedance, Z_{thJC} (°C/W)




Figure 18. Forward-Bias Safe Operating Area (FBSOA)



Typical Performance




Figure 19. Reverse-Bias Safe Operating Area (RBSOA)




Figure 20. Continuous Drain Current Derating vs. Case Temperature




Figure 21. Maximum Power Dissipation Derating vs. Case Temperature




Figure 22. Typical Output Current Capability vs. Switching Frequency (Inverter Application)



Timing Characteristics




Figure 23. Timing vs. Source Current




Figure 24. dv/dt and di/dt vs. Source Current




Figure 25. Timing vs. Junction Temperature




Figure 26. dv/dt and di/dt vs. Junction Temperature




Figure 27. Timing vs. External Gate Resistance




Figure 28. dv/dt and di/dt vs. External Gate Resistance



Definitions




Figure 29. Turn-off Transient Definitions




Figure 30. Turn-on Transient Definitions




Figure 31. Reverse Recovery Definitions






Figure 32. V_{GS} Transient Definitions


Schematic and Pin Out



Package Dimensions (mm)



SYMBOL	DIMENSION	TOLERANCE
A1	3.3	±0.65
A2	7.75	±0.50
A3	45	±0.30
A4	49	±0.50
A5	51.6	±0.50
A6	20.4	±0.65
A7	40.8	±0.20
B1	36.4	±0.50
B2	4.4	±0.50
A8	∅4.3	±0.20
A9	∅12.17	±0.50
A10	2.5	±0.30
A11	11.89	+1/-0.65
A12	14.64	±0.55
B3	14.99	±0.50
B4	19.79	±0.50
A13	5× 4	±0.50
B5	5× 1	±0.25
A14	3× 13	±0.50
B6	3× 10	±0.50
B7	16× 1	±0.25
ALL CONNECTORS:		±0.75





Supporting Links & Tools

Evaluation Tools & Support

- [SpeedFit 2.0 Design Simulator™](#)
- [Technical Support Forum](#)

Dual-Channel Gate Driver Board

- [CGD12HB00D: Differential Transceiver Daughter Board Companion Tool for Differential Gate Drivers](#)
- [CGD1700HB2M-UNA: Wolfsped Gate Driver Board](#)

Application Notes and User Guides

- [PRD-07634: Wolfsped DM Module Mounting User Guide](#)
- [PRD-07635: Impact of PCB Design on Wolfsped DM Module Ampacity](#)
- [PRD-07636: Wolfsped DM Module TIM Application User Guide](#)

Notes & Disclaimer

This document and the information contained herein are subject to change without notice. Any such change shall be evidenced by the publication of an updated version of this document by Wolfsped. No communication from any employee or agent of Wolfsped or any third party shall effect an amendment or modification of this document. No responsibility is assumed by Wolfsped for any infringement of patents or other rights of third parties which may result from use of the information contained herein. No license is granted by implication or otherwise under any patent or patent rights of Wolfsped.

Notwithstanding any application-specific information, guidance, assistance, or support that Wolfsped may provide, the buyer of this product is solely responsible for determining the suitability of this product for the buyer's purposes, including without limitation for use in the applications identified in the next bullet point, and for the compliance of the buyers' products, including those that incorporate this product, with all applicable legal, regulatory, and safety-related requirements.

This product has not been designed or tested for use in, and is not intended for use in, applications in which failure of the product would reasonably be expected to cause death, personal injury, or property damage, including but not limited to equipment implanted into the human body, life-support machines, cardiac defibrillators, and similar emergency medical equipment, aircraft navigation, communication, and control systems, aircraft power and propulsion systems, air traffic control systems, and equipment used in the planning, construction, maintenance, or operation of nuclear facilities.

The levels of RoHS restricted materials in this product are below the maximum concentration values (also referred to as the threshold limits) permitted for such substances, or are used in an exempted application, in accordance with EU Directive 2011/65/EC (RoHS2), as implemented January 2, 2013. RoHS Declarations for this product can be obtained from your Wolfsped representative or from the Product Documentation sections of www.wolfsped.com.

REACH substances of high concern (SVHCs) information is available for this product. Since the European Chemical Agency (ECHA) has published notice of their intent to frequently revise the SVHC listing for the foreseeable future, please contact your Wolfsped representative to ensure you get the most up-to-date REACH SVHC Declaration. REACH banned substance information (REACH Article 67) is also available upon request.